Dependability Analysis using VHDL Models with Integrated Fault Descriptions 1
نویسندگان
چکیده
When injecting faults in digital systems, most approaches measures only the probability of a fault leading to a failure. This paper addresses the necessity of considering also the fault rates to get reasonable results from the fault injection experiment. For solving this problem we developed a VHDL-based fault injection tool, which allows the correct fault description and which is able to maintain consistency between the hardware model and the fault model.
منابع مشابه
System Dependability Analysis using VHDL Models with Integrated Fault Descriptions 1
When injecting faults in digital systems, most approaches measures only the probability of a fault leading to a failure. This paper addresses the necessity of considering also the fault rates to get reasonable results from the fault injection experiment. For solving this problem we developed a VHDL-based fault injection tool, which allows the correct fault description and which is able to maint...
متن کاملFault Injection for Logic Synthesis Design using VHDL
Fault injection provides a method of assessing the dependability of a system under test. Traditionally fault injection is employed near the end of the design process after hardware and software prototypes have been developed. In order to eliminate costly re-designs near the end of the design process, a methodology for performing fault injection throughout the design process is described in this...
متن کاملUsing Run-Time Reconfiguration for Fault Injection in Hardware Prototypes
The fault injection techniques have been recognized for a long time as necessary to validate the dependability of a system by analysing the behaviour of the devices when a fault occurs. Reconfigurable hardware is appropriate to implement and test prototypes by synthesizing descriptions in high-level languages such as VHDL. Run-Time Reconfiguration (RTR) is a wellknown technique that reconfigure...
متن کاملFault Injection into VHDL Models: Experimental Validation of a Fault Tolerant Microcomputer System
This work presents a campaign of fault injection to validate the dependability of a fault tolerant microcomputer system. The system is duplex with cold stand-by sparing, parity detection and a watchdog timer. The faults have been injected on a chip-level VHDL model, using an injection tool designed with this purpose. We have carried out a set of injection experiments (with 3000 injections each)...
متن کاملToward Automatic Test Pattern Generation for VHDL Descriptions
This paper describes an approach for defining a model for the VHDL descriptions which can be used for test generation purpose. The VHDL description can be transformed to this model by semantic preserving transformations without lost of information needed for test generation purpose. Together with the model definition a unified fault model is defined which can be easily related to well known fau...
متن کامل